You can choose the most efficient mode of operation of the memory controller, changing its settings. Added a debugging tool for the transceiver (Transceiver Toolkit). Improved user interface manager channels enables realtime monitor link status of receivers and transmitters. Enhanced control panel lets the channels on the fly to change the parameters of transceivers and see how it affects the system.
All this allows developers to rapidly build and debug the board. There was a better means of rapid establishment of the project instead of QSys SOPS Builder. Allows you to quickly connect QSyscompatible IPCores blocks into a single system.
Additional improvements:
Improved Chip Planner (As for the settings of transceivers Stratix FPGA V);
adds support for 64bit Windows and Linux for the DSP Builder
added another IP Core Deinterlacer II IP core
improved support for Cyclone IV GX FPGAs and MAX V CPLDs (see final timing model can be generated and POF).
Finally Improved the problem with the Cyrillic alphabet in a text editor!))

Homepage: http://anonymz.com/?http://www.altera.com